

Fig. 1




Fig. 2

09731050, 120700




Fig. 3





Fig. 4

102



Java Instruction	isdd (RF=2, RF>0)	isdd (RF=2, RF>1)	- isdd (SA=-1)
ARM Instruction(s)	LD R0[R2, #4] (POP)	LD R3[R2, #4] (POP)	ADD R3, R3, R0
State	0000	00100	01000
R0	E	SOA TOS	SOA TOS
R1	E	E	E
R2	E	E	E
R3	E	E	SOB TOS-1
			(SOA+SOB)

Java Instruction	↓	ll_{load}' (RF=0, RE=2)	ll_{load}^2 (RF=0, RE≥2)	ll_{load}^2 (RF=0, RE=2)
ARM Instructions	↗ LDR R1, [R0, #4] LDR R0, [R0, #0] ↘	↗ LDR R1, [R0, #4] LDR R0, [R0, #0] ↘	STR R3, [Rstack, #4] (PUSH) ↘	LDR R2, [R0, #4] LDR R2, [R0, #0] ↘
State	00111	01101	01001	10011
R0	E	SOC TOS-1	SOC TOS-1	SOC T
R1	E	SOD TOS	SOD TOS	SOD T
R2	E	E	E	SOD T
R3	(R0+SOC) TOS	(R0+SOC) TOS-1	E	CMF T

load

RF=2 SA=0
RE=2 (swap)

01001

Array Ref	TOS-1
Index	TOS
	E
	E

LDR R12, [R0, #0]
LDR R2, [R12, R1, LSL #3]!

01001


Array Ref	TOS-1
Index	TOS
1st Array Word	E
	E

01011

Array Ref	E
Index	E
1st Array Word	TOS-1
2nd Array Word	TOS

LDR R3, [R12, #4]
(state swap)

Fig. 7






Fig. 9




Fig. 10

Hardware

Software




Fig. 11




Fig. 12



Fig. 13